

μ PC8233TK-EV24-A

Evaluation Board

- Circuit Description
- Typical performance data
- Power gain and isolation plots
- Input and output return loss plots
- Circuit schematic and assembly drawing

Circuit Description

The uPC8233TK-EV24-A evaluation circuit board provides a quick and convenient means of evaluating the performance of NEC's MMIC low noise amplifier, uPC8233TK-A at frequency range of 2.4-2.5GHz. The circuit board is RoHS compliant.

Matching Circuits

The circuit schematic and assembly drawing are shown on the last two pages.

The output matching is mainly through L3 and C3. Two small sections of transmission line between L3 and the device, U1 and between L3 and C3 are also part of matching network. Their characteristic impedance is 50ohm and electrical lengths are about 8° and 5° respectively.

The input matching consists of L1 and C2, and C1 is used for DC block. For applications where noise figure is critically important, a high Q inductor, such as wire-wound type, is recommended over regular chip inductor for L1. Using high Q inductors can improve the noise figure by about 0.05dB. The values of L1 and C2 used on this evaluation circuit are chosen for a reasonable balance between input return loss and noise figure. A further trade-off can be made between these two parameters by adjusting the values of L1 and/or C2.

PCB Material

The PCB is FR4 four layer board. The top and bottom dielectric layers are 8mil thick. The total board thickness is 62mil. The dielectric constant is 4.3.

Typical Performance Data

Test Conditions:

f=2.4GHz; Vcc=Vps=1.8V

Noise Figure: 1.25dB (direct measurement on board, no subtraction of board loss)

Gain: 16dB



Input return loss: -12dB

Output return loss: -12dB



IP1dB: -20dBm


IIP3: -10dBm

Power Gain and Isolation Plots



Input and Output Return Loss Plots






1	LOGGISHS6NBJ02	L3	0402 6.8nH IND MURATA	14
1	LOGGISHS18NBJ02	L2	0402 18nH IND MURATA	13
1	LOWISANAN7B00	L1	0402 4.7nH IND MURATA WIREWOUND	12
1	RK73B1ETTP361J	R1	0402 360 OHMS RES KGA	11
1	GRM155R60J05KE19D	C6	0402 10uF CAP MURATA	10
2	GRM155SC1H102JA01D	C4,C5	0402 1000pF CAP MURATA	9
1	GRM155SC1HR50C201D	C3	0402 0.5pF CAP MURATA	8
1	GRM155SC1HR0C201D	C2	0402 1.0pF CAP MURATA	7
1	GRM155SC1HS60LZ01D	C1	0402 56pF CAP MURATA	6
1	UPC8233TK	U1	IC NEC	5
3	2340-6111 TG	P1,P2,P3	PIN HEADER 3M	4
2	142-0711-821	J1,J2	SMA FEM, E.F. JOHNSON	3
1	CL-101738	DRAWING	COMPONENT LAYOUT DRAWING	2
1	N/A	PCB	PCB MANUFACTURED BY PCB NETWORKS	1
QTY	PART NUMBER OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	MATERIAL/SPECIFICATION	ITEM NO.


APPROVALS		CALIFORNIA EASTERN LABS 4590 PATRICK HENRY DR. SANTA CLARA CA. 95054
Designing by:	12/13/2007	
Designed by:	12/13/2007	
Checked by:	12/13/2007	
Project Engineer:		TITLE: UPC8233TK-EV24-A SCHEMATIC_BOM
Quality Control:		SIZE: C FSCM NO.: AD-101962 DWG NO.: AD-101962
PARTS LIST		SCALE: C RELEASE DATE: AD-101962 SHEET SHNO OF NOSH: AD-101962

REVISIONS			DATE	APPROVED
ZONE	LTR	DESCRIPTION		



U1

P1 P2 P3



APPROVALS		TITLE:			
Drawing by:	12/13/2007	CIEL CALIFORNIA EASTERN LABS 4590 PATRICK HENRY DR. SANTA CLARA CA. 95054	UPIC8233TK-EV24-A ASSEMBLY_DRAWING		
Designed by:	12/13/2007				
BMU					
Checked by:					
Project Engineer:					
Quality Control:		SIZE	FSCM NO.	DWG NO.	REV
		C		AD-101962	-

SCALE SCALE RELEASE DATE RELDATE SHEET SHNO OF NOSH